理工书库 lilin | Category: MNL-AVABUSREF

Discover (Random Books)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development of AMS Circuit Generators

2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...

PrimeWave� Design Environment User Guide

PrimeWave� Design Environment User Guide

Presentation

Presentation

Design of class AB output stages using the structural methodology

Design of class AB output stages using the structural methodology

V. Ivanov & I. Filanovsky

ISSCC2021-SC3-Clocking, Clock Distribution, and Clock Management in WirelineWireless Subsystems

ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...

CMOS Analog Circuit Design (1)

CMOS Analog Circuit Design (1)

射频集成电路中模拟基带滤波器的设计和实现石欢

射频集成电路中模拟基带滤波器的设计和实现石欢

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRincon-Mora 著] 2014年版

CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版

概率论基础教程原书第9版

概率论基础教程原书第9版

（美）罗斯著

集成电路版图设计

集成电路版图设计

余华，师建英编著

Analysis and Design of CMOS Clocking Circuits for Low Phase Noise

Analysis and Design of CMOS Clocking Circuits for Low Phase ...

Woorham Bae & Deog-Kyoon Jeong

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

Microsoft Word - PREAMBLE.DOC

Microsoft Word - PREAMBLE.DOC

大电流、高稳定性的LDO线形稳压器

大电流、高稳定性的LDO线形稳压器

Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology

Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...

Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed

Phillip E. Allen-CMOS Analog Circuit Design

Phillip E. Allen-CMOS Analog Circuit Design

信号与系统 2nd 西蒙赫金

信号与系统 2nd 西蒙赫金

Category: MNL-AVABUSREF

Avalon® Interface Specifications

Avalon® Interface Specifications

Intel Corporation