Next-Generation ADCs, High-Performance Power Management, and ...
未知
RISC-V手册
Da
12位50Msps流水线A D转换器的研究与设计
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
USB 3.0中五分频电路设计
TOM
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
ISSCC2021 Session 27
Session 8: Ultra-High-Speed Wireline
Microsoft Word - RFKitDoc_v1 3.doc
alanw
CMOS低压差线性稳压器 [王忆,何乐年 著] 2012年
Constraining Designs for Synthesis and Timing Analysis A Practical ...
普林斯顿微积分读本(修订版)
Adrian Banner
Analog Circuit Design Volume Three
Bob Dobkin,John Hamburger
自动控制原理题海与考研指导(第二版) (胡寿松) (Z-Library)
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
BesserWM35.vp:Cor[..] 7.0
jpaiva
Avalon® Interface Specifications
Intel Corporation
Avalon Tri-state Conduit Components User Guide
Altera Corporation