Digital integrated circuit design using verilog and systemverilog ...
未知
模拟IC 艾伦答案
High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
工作在亚阈值区CMOS OTA的研究
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
The Definitive ANTLR 4 Reference
Terence Parr
集成电路版图设计
余华，师建英编著
低压、低功耗、高精度的逐次逼近型
ycp
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao
Internal and external op-amp compensation: a control-centric ...
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
频率补偿研究心得
番茄花园
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
补偿电路总结
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Calibre® PERC User's Manual
Siemens Industry Software
Questa Verification IP Data Book
Mentor Graphics Corporation