Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
未知
2004Beek
一种应用于MCU待机模式的超低功耗[..]
ISSCC2021 Session 17
Analog Behavioral Modeling with the Verilog-A Language
Analog-to-Digital Conversion 3rd
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
Julia中文文档
Phase Locked Loops for Wireless Communications
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
ESD Design and Synthesis (1)
Session 11V-ADVANCED WIRELINE LINKS AND TECHNIQUES
Session 16: Computation in Memory
数字电子技术基础
阎石主编
LDO与VLDO的设计原理及性能测试
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
bstj.1932.Nyquist, H.-Regeneration Theory
Avalon Tri-state Conduit Components User Guide
Altera Corporation