理工书库 lilin | Category: medium dependent interface

Discover (Random Books)

Xilinx DS534, FIR Compiler v5.0, Data Sheet

Xilinx DS534, FIR Compiler v5.0, Data Sheet

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

ADC-based Receivers for Wireline Communication

ADC-based Receivers for Wireline Communication

e采样与adc

e采样与adc

Modern Semiconductor Devices for Integrated Circuits

Modern Semiconductor Devices for Integrated Circuits

Chenming Calvin Hu

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA 4 AXI User Guide, Version 2020.03a

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...

一种10 ppm oC低压CMOS带隙电压基准源设计朱樟明

一种10 ppm oC低压CMOS带隙电压基准源设计朱樟明

New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur Ergul) (Z-Library)

New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...

CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)

CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)

LINEAR SYSTEMS AND SIGNALS

LINEAR SYSTEMS AND SIGNALS

B. P. Lathi & R. A. Green

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

Report for current mirror OPAMP

Report for current mirror OPAMP

一种快速瞬态响应的无片外电容LDO

一种快速瞬态响应的无片外电容LDO

ISSCC 2019 Digest of Technical Papers

ISSCC 2019 Digest of Technical Papers

ISSCC2021-SC4-Processor Clock Generation, Distribution, and Clock SensorManagement Loops

ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...

相位噪声、通行链路预算

相位噪声、通行链路预算

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

零点极点

零点极点

Category: medium dependent interface

IEEE Standard for Ethernet

IEEE Standard for Ethernet