射频设计中的层次化建模
未知
一种高性能无片外电容型LDO设计
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Harmonic Balance Finite Element Method: Applications in Nonlinear ...
Junwei Lu & Xiaojun Zhao & Sotoshi Yamada
eetop.cn TN07CLDR001 1 3
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Internal and external op-amp compensation: a control-centric ...
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
集成电路版图设计
余华，师建英编著
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
RFIC2 Razavi Solution
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
Low power and low voltage chopper amplifier without LPF
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
一种带过温保护和折返电流限的LDO设计
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
PCI Express PHY v1.0 LogiCORE IP Product Guide