Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
CN105530002B-中电华大[..]
未知
Traveling Wave Analysis of Partial Differential Equations Numerical ...
802.11 无线权威指南
LAN/MAN Standards Committee of the IEEE Computer Society
CMOS单片LDO线性稳压器的设计
eetop.cn 电路分析
基于 DLL倍频技术的 1GHz本地振荡器设计 英文 李金城
PLL Perfomance, Simulation, and Design
Dean Banerjee
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
Microelectronic circuits 6th edition
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
信号与系统上 第三版
模拟CMOS集成电路设计 答案(拉扎维)
Verilog数字VLSI设计教程
【作 者】李林编著
信号与系统（奥本海姆）
模拟集成电路与系统 Analog Integrated Circuits and Systems
池保勇 编著
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)