1.5Bit 级pipelined+ADC典型单[..]
未知
综合与Design Compiler
阳晔
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Book.DVI
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
未命名图书
微波工程
David M. Pozar
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
PCI Express Base 4.0
Stability for Op Amps
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. ...
高效率 PWM 控制电流型 DC-DC
Lenovo User
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
高效率boost DCDC电源管理芯片设计技术研究
wumin
概率论及其应用第2卷 (威廉·费勒) (Z-Library)
Session 12
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)