理工书库 lilin
  • Advanced Search
  • Guest
  • Browse
  • Books
  • Discover
  • Shelves
  • ADC与DAC (Public)
  • CPU GPU SOC (Public)
  • EDA开发技术 (Public)
  • FPGA (Public)
  • IO ESD (Public)
  • SPICE网表 SPICE仿真器 (Public)
  • linux (Public)
  • verilog (Public)
  • 优化理论 OPTIM (Public)
  • 低噪放LNA (Public)
  • 信号完整性和电源完整性 SI PI (Public)
  • 信号系统与无线收发机signal wireless (Public)
  • 光传输 (Public)
  • 几何 图形学 (Public)
  • 功率放大器PA (Public)
  • 半导体工艺 PDK model TCAD (Public)
  • 噪声分析 noise (Public)
  • 图像处理 (Public)
  • 射频.微波.天线 RF MW NT (Public)
  • 开关电源 线性稳压源 带隙基准源 电源管理 DCDC ACDC LDO BGR PM (Public)
  • 微积分 微分方程 diffEq (Public)
  • 总线与接口 bus (Public)
  • 振荡器OSC 压控振荡器VCO (Public)
  • 控制系统 稳定性 补偿 (Public)
  • 数值分析 numerical analysis (Public)
  • 数字IC后端 (Public)
  • 数字IC设计 (Public)
  • 数字IC验证 (Public)
  • 数字信号处理 (Public)
  • 有限元 FEM (Public)
  • 概率与统计 (Public)
  • 模拟IC教材 (Public)
  • 模拟电路优化 gmid (Public)
  • 比较器 comparator (Public)
  • 波形分析与测量 频谱分析 wave analysis (Public)
  • 混频器 mixer (Public)
  • 滤波器 filter (Public)
  • 版图后端PV RC EMIR (Public)
  • 版图设计 layout (Public)
  • 电磁场与电磁波 EM (Public)
  • 电荷泵 CP (Public)
  • 电路基础 basic ciruit (Public)
  • 科学计算及MATLAB (Public)
  • 线性代数linear algebra (Public)
  • 谐波平衡 HB (Public)
  • 运放 开关电容 OPAMP SC (Public)
  • 锁相环 PLL DLL (Public)
  • 静态时序分析 STA (Public)
  • 音频处理 (Public)

Discover (Random Books)

一种具有温度补偿 高电源抑制比的带隙基准源 何捷

一种具有温度补偿 高电源抑制比的带隙基准源 何捷

未知

<4D6963726F736F667420576F7264202D2046504741D6D0494FCAB1D0F2D4BCCAF8B7D6CEF62E646F63>

<4D6963726F736F66[..]

linjie

Analog Design Essentials

Analog Design Essentials

sansen

A mixed-mode esd protection circuit simulation-design methodology - Solid-State Circuits, IEEE Journal of

A mixed-mode esd protection circuit simulation-design methodology ...

未知

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet

Xilinx, Inc.

PrimeSim� HSPICE® User Guide: Signal Integrity Modeling and Analysis

PrimeSim� HSPICE® User Guide: Signal Integrity Modeling and ...

Inc. Synopsys

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications—Amendment 4: Enhancements for Very High Throughput for Operation in Bands below 6 GHz

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...

LAN/MAN Standards Committee of the IEEE Computer Society

Microsoft PowerPoint - Loop Stability Analysis_V2

Microsoft PowerPoint - Loop Stability Analysis_V2

vishalsaxena

EE214B Advanced Analog Integrated Circuit Design

EE214B Advanced Analog Integrated Circuit Design

未知

RF and Microwave Power Amplifier Design

RF and Microwave Power Amplifier Design

Andrei Grebennikov

Digitally-assisted design of data converters

Digitally-assisted design of data converters

4<8=8AB@0B>@

ADS应用详解:射频电路设计与仿真

ADS应用详解:射频电路设计与仿真

陈艳华,李朝晖,夏玮编著

LDO低输出噪声的分析与优化设计 朱勤为

LDO低输出噪声的分析与优化设计 朱勤为

未知

Microsoft Word - Bandgap reference design concept and flow.doc

Microsoft Word - Bandgap reference design concept and flow.doc

未知

Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good Edition

Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good ...

未知

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

未知

Sampled Systems and the Effects of Clock Phase Noise and Jitter Application Note (AN-756)

Sampled Systems and the Effects of Clock Phase Noise and Jitter ...

Analog Devices, Inc.

Harmonic Balance Finite Element Method: Applications in Nonlinear Electromagnetics and Power Systems

Harmonic Balance Finite Element Method: Applications in Nonlinear ...

Junwei Lu & Xiaojun Zhao & Sotoshi Yamada

Category: A7

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface (SPI) v3.1, Product Guide

Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...

Xilinx, Inc.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Xilinx, Inc.

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

Xilinx, Inc.

Book Details

...