理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Design of Sigma-Delta Converters in MATLAB-

Design of Sigma-Delta Converters in MATLAB-

mssc.2015.Razavi-The StrongARM Latch

mssc.2015.Razavi-The StrongARM Latch

Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference - Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004

Design considerations of recent advanced low-voltage low-temperature-c[..] ...

Microsoft Word - LNA.doc

Microsoft Word - LNA.doc

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)

集成电路版图设计

集成电路版图设计

余华，师建英编著

【汉化】Static Timing Analysis for Nanometer DesignsA Practical Approach

【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

Analog Circuit Design Volume 2 Immersion in the Black Art of Analog Design.

Analog Circuit Design Volume 2 Immersion in the Black Art of ...

Bob Dobkin,John Hamburger

Artificial Intelligence: A Modern Approach, Global Edition, 4ed

Artificial Intelligence: A Modern Approach, Global Edition, ...

Stuart Russell / Peter Norvig

ADS射频电路设计与仿真入门及应用实例

ADS射频电路设计与仿真入门及应用实例

Session 13: Cyro-CMOS for Quantum Computing

Session 13: Cyro-CMOS for Quantum Computing

Design Optimization of Power and Area of Two-Stage CMOS Operational Amplifier Utilizing Chaos Grey Wolf Technique

Design Optimization of Power and Area of Two-Stage CMOS Operational ...

Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...

补偿电路总结

补偿电路总结

低压差电压调节器技术发展动态

低压差电压调节器技术发展动态

Scaling <formula formulatype="inline"><tex Notation="TeX">$LC$</tex></formula> Oscillators in Nanometer CMOS Technologies to a Smaller Area But With Constant Performance

Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...

Shih-An Yu & Peter R. Kinget

半导体工艺和器件仿真工具Silvaco TCAD

半导体工艺和器件仿真工具Silvaco TCAD

Verilog数字系统设计教程

Verilog数字系统设计教程

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)