理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

Session 30: Non-Volatile Memories

Session 30: Non-Volatile Memories

概率论与数理统计 (同济大学数学系) (Z-Library)

概率论与数理统计 (同济大学数学系) (Z-Library)

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process

Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li

【汉化】Static Timing Analysis for Nanometer DesignsA Practical Approach

【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,

CN101969305B-威盛电子2012-Potential conversion circuit

CN101969305B-威盛电子[..] conversion circuit

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf

自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)

自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)

数值分析第五版 (李庆扬王能超易大义) (z-lib.org)

数值分析第五版 (李庆扬王能超易大义) (z-lib.org)

计算电磁学 by 王秉中,邵维 (z-lib.org)

计算电磁学 by 王秉中,邵维 (z-lib.org)

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

基于XILINX FPGA的OFDM通信系统基带设计

基于XILINX FPGA的OFDM通信系统基带设计

工程电路分析

工程电路分析

Noise in Solid-state Devices and Lasers

Noise in Solid-state Devices and Lasers

USB2.0协议中文版

USB2.0协议中文版

Dracula Reference

Dracula Reference

Inc. Cadence Design Sys tems

1.5Bit 级pipelined+ADC典型单级电路结构实现研究

1.5Bit 级pipelined+ADC典型单[..]

te.2005.杨氏零点再发现

te.2005.杨氏零点再发现

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)