Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
1.5Bit 级pipelined+ADC典型单[..]
未知
DUTY CYCLE CORRECTION CIRCUITRY
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
CMOS单片LDO线性稳压器的设计
Full page photo print
aboozar
Digital Design Netlisting and Simulation SKILL Refer ence
man.book
merickso
低功耗的高速高精度运放设计
德州仪器高性能模拟器件高效应用指南[..] 大学计划
Texas Instruments, Incorporated [ZHCP055,*]
高频电子线路.第五版
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
高速模数转换器动态参数的定义和测试
Microsoft Word - translator_prefac[..]
Zhiping Yu
一种适用于微传感器读出电路的低噪声[..]
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Microsoft Word - Bandgap Simulation Report.doc
Weishan
IEEE Standard for Ethernet
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation