2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
未知
Session 34: Emerging Imaging Solutions
Session 2: Highlighted Chip Releases: 5G and Radar Systems
te.2005.杨氏零点再发现
模拟电路设计——鲁棒性设计、Sig[..] (模拟电路设计——鲁棒性设计、Si[..] (z-lib.org)
作者
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
深入理解LINUX网络技术内幕
Cadence SKILL Lan guage Reference
Inc. Cadence Design Sys tems
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
04_TechActive.fm
Administrator
Virtuoso Spectre Circuit Simulator RF Analysis Theory
Cadence Design Systems, Inc.
设计Bandgap时考虑的几个问题
yzx
零点极点
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
Differential Equations Theory, Technique, and Practice by George ...
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
天线（第三版）约翰克劳斯中文高清全本
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.