理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Telecommunications and information exchange between systems—Local and metropolitan area networks—Specific requirements—Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications—Amendment 4: Enhancements for Very High Throughput for Operation in Bands below 6 GHz

IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...

LAN/MAN Standards Committee of the IEEE Computer Society

最优控制理论与应用

最优控制理论与应用

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

普通高等教育“十一五”国家级规划教材现代控制理论（第三版）

刘豹唐万生主编

Next-Generation ADCs, High-Performance Power Management, and Technology Consider

Next-Generation ADCs, High-Performance Power Management, and ...

CMOS: Circuit Design, Layout, and Simulation

CMOS: Circuit Design, Layout, and Simulation

CMOS斩波稳定放大器的分析与研究

CMOS斩波稳定放大器的分析与研究

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

TWO-STAGE FULLY-DIFFERENTIAL OPAMPS

实用开关电源设计

实用开关电源设计

芯片漫游指南

芯片漫游指南

RF ANALOG IC DESIGN PROJECT

RF ANALOG IC DESIGN PROJECT

Tempus User Guide

Tempus User Guide

Inc. Cadence Design Sys tems

RFIC2 Razavi

RFIC2 Razavi

高精度带隙基准电压源的实现江金光

高精度带隙基准电压源的实现江金光

NumericalOptimization

NumericalOptimiza[..]

数字集成电路电路、系统与设计(第2版)2010-11 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

16位高速CMOS流水线模数转换器关键技术研究 (1)

16位高速CMOS流水线模数转换器[..] (1)

工作于亚阈值区的偏置基准电路-峰值电流镜

工作于亚阈值区的偏置基准电路-峰值电流镜

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)