[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
未知
04_TechActive.fm
Administrator
jssc.2005.Replica Compensated Linear Regulators for PLLs
Numerical Analysis
Richard L. Burden
Calibre® DefectReview User's Manual
Siemens Industry Software
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
eetop.cn 高增益恒跨导低失调轨至轨运算放大器的设计 彭新朝
CNKI
模拟CMOS集成电路设计第一版
Design of Analog CMOS Integrated Circuits, Second Edition
Behzad Razavi
二级运放设计
Zhangwen Tang
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
Finite element analysis with error estimators an introduction ...
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
集成稳压电路系统鲁棒性与快速响应研究
Session 31
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
模拟集成电路
艾伦
xCalibrate Batch User's Manual
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.