Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
ofdm功能说明文档
Jun Wen Luo
FFT IP核调用与仿真
琥珀主1369195734
一种基于LDO稳压器的带隙基准电压源设计
未知
信号与系统下 第三版
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
ISSCC2021 Session 17
2010_FrontMatter_[..]
Steve Bonney
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Layout Techniques for Integrated Circuit Designers
Sahrling
适宜于系统集成的高速高精度模数转换[..]
Avalon Verification IP Suite User Guide
Altera Corporation
CMOS带隙基准源研究
zwtang
PDFￗﾪﾻﾻￆ
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...