CN106357266B-华为20[..]
未知
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
introduction.ppt
kdjwang
用于低相位噪声LC VCO的低噪声可调LDO的设计
带隙基准电路的研究
<CCC6B3A4CEC4>
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
微波工程
David M. Pozar
CMOS IC LAYOUT
Wei Zhi
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
带温度补偿的扩频振荡器研究与设计
Session 16: Computation in Memory
CMOS带隙基准源研究
zwtang
Operation and Modeling of the MOS Transistor By Tsividis
哈尔滨工业大学硕士毕业论文模板
yinhf
Session 9
Vivado Design Suite User Guide: Logic Simulation (UG900)