Constraining Designs for Synthesis and Timing Analysis A Practical ...
未知
低功耗的高速高精度运放设计
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
ADS2011射频电路设计与仿真实例
徐兴福著
A Low Power Two Stages CMOS OpAmp
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
Next-Generation ADCs, High-Performance Power Management, and ...
一种带过温过流过压保护的LDO设计
Numerical Methods for Wave Equations in Geophysical Fluid Dynamics ...
4<8=8AB@0B>@
Session 32
CMOS Mix-Signal Circuit Design Baker
CN106357266B-华为20[..]
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...
IEEE
基准源和温度检测模块设计
zwtang
AMBA AXI Protocol Specification
ARM Limited
微波工程（第四版） (David M.Pozar) (Z-Library)
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.