A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
现代控制理论 第2版 (张嗣瀛) (Z-Library)
未知
NONE
TOM
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
CMOS 射频集成电路分析与设计
Digital integrated circuit design using verilog and systemverilog ...
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
Session 19
Microwave Circuit Design: A Practical Approach Using ADS
Yeom, Kyung-Whan
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
离散数学及其应用
集成电路设计中的电源管理技术
Founder Electronics Ltd
一种低压CMOSLDO稳压电源电路
2017 Book OperationalAmplif[..]
AMBA 3 AHB-Lite Protocol Specification
ARM Limited
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.