基于Latch的CMOS动态比较器的研究
未知
ADS基础与低噪放设计
kj3
ISSCC2017-24 Visuals(2)
eetop.cn Matching
天线(第三版)约翰克劳斯中文高清全本
学校代码 10530 学 号 201110061316
zxsr70885
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
Computer Arithmetic - Algorithms and Hardware Designs
Parhami
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
微带电路——清华
CMOS低压差线性稳压器 [王忆,何乐年 著] 2012年
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
无电容型LDO的研究现状与进展
ISSCC2021 Session 17
全单片集成的多模CMOS正交频率综[..]
Phillip E. Allen-CMOS Analog Circuit Design
4<8=8AB@0B>@
CMOS Mix-Signal Circuit Design Baker
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
IEEE Standard for Ethernet