A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Verilog数字系统设计教程
未知
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
ISSCC2021 Session 27
分类号 密级
USER
ISSCC2021-1 3
CMOS单片LDO线性稳压器的设计
Harmonic Balance for Nonlinear Vibration Problems
0002624
CMOS模拟集成电路
王永生
PLL Perfomance, Simulation, and Design
Dean Banerjee
Microsoft Word - 0TitlePageVbook.doc
VC
Kendall Su, Analog Filters, 2nd Ed.
一种适用于DDR内存驱动的LDO芯片设计
PHASE ERROR CANCELLATION
Session 7
数字图像处理
（美）冈萨雷斯，（美）伍兹著
jssc.2005.Replica Compensated Linear Regulators for PLLs
EE214: Analog Integrated Circuit Design
murmann
ADS2011射频电路设计与仿真实例
徐兴福著