ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Session 32
Session 25: DRAM
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
SSReader Print.
kxy
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
Creating Qsys Components
Altera Corporation
MIPI高速数据接口的研究与实现
Session 30
Session 15
电路设计仿真
jianggx
CN201887731U-可修调的[..] 振荡电路
MOSAmpNoise.dvi
Digital integrated circuit design using verilog and systemverilog ...
Session 12: Innovations in Low-Power and Secure IoT
2004Beek
一种用于低功耗LDO的CMOS电压[..]
模拟电子技术基础 第5版
清华大学电子学教研组编；童诗白，华成英原主编；华成英，[..]