Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
微波工程
David M. Pozar
微波射频电路设计与仿真100例
Administrator
RFIC2 Razavi Solution
未知
eetop.cn Matching
Numerical Optimization (Jorge Nocedal, Stephen Wright) (Z-Library)
Session 36: Hardware Security
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
实例讲解multisim10电路仿真
compact trimming design of a high precision reference
DCDC变换器工作原理及设计
MPS
<C8ABD2B3D5D5C6AC>
射频电路设计:理论与应用 ([美]Reinhold Ludwig) (Z-Library)
《自动控制原理》[卢京潮 编著]
A Basic Introduction to the gm ID-Based Design
全差分运算放大器设计
chwtang
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
IEEE
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed