低压低功耗CMOS带隙电压基准及启[..] 许长喜
未知
PLL Perfomance, Simulation, and Design
Dean Banerjee
ISSCC2021 Session 21
Abidi-Pan, Hui.University of California, Los Angeles
AMPLIFIER ARCHITECTURE AND APPLICATION THEREOF TO A BAND-GAP ...
CMOS模拟集成电路设计与仿真实例[..] ADE
PCI.Express.Base.2.0
ISSC2021 SESSION 2
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
ZigBee低中频接收机中复数滤波[..]
PLL WITH LOW SPURS
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
低电压、低功耗助听器电路系统芯片研究
Artificial Intelligence A Modern Approach (4th Edition)
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
架构艺术
NoiseDesign.dvi
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
IEEE Standard for Ethernet