js.2010.PFD biased with shunt regulator
未知
finite elemennt anlysis in ansys
kubik
Circuits and Electronics: Hands-on Learning with Analog Discovery
John Okyere Attia
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. ...
Analog Integrated Circuit Design
Tony Chan Carusone, David A. Johns & Kenneth W. Martin
一种应用于LDO的CMOS误差放大器设计
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Perl语言入门 第六版
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
电路设计、仿真与PCB设计——从模[..] (崔岩松) (Z-Library)
低中频接收机中复数滤波器的设计
LDO与VLDO的设计原理及性能测试
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
MATLAB-SIMULINK通信[..] 2
Sigma-Delta Converters. Practical Design Guide (José M. de la ...
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
Standard Verification Rule Format (SVRF) Manual
Mentor Graphics Corporation