Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
LDO低压差线性稳压器核心电路的设计
未知
Practical RF Amplifier Design and Performance Optimization with ...
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
Digital integrated circuit design using verilog and systemverilog ...
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
方法论篇--修改稿(更新).PDF
zhangliqian
温度补偿的30nA CMOS电流源及在LDO中的应用
Delta-Sigma Data Converters: Theory, Design, and Simulation
GABOR C. TEMES & Steven R. Norsworthy & Richard Schreier
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
多频段匹配自动优化
Yue Xu
基于0.13μm SOI CMOS工艺的高性能LDO设计
Amplifiers, Comparators, Multipliers, Filters, and Oscillators; ...
Tertulien Ndjountche
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
一种快速瞬态响应双环路LDO稳压器的设计
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
Session 4: Processors
Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
StarRC User Guide and Command Reference
Synopsys, Inc.