A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Calibre® DefectReview User's Manual
Siemens Industry Software
ESD设计与综合
作者
A Low Power Two Stages CMOS OpAmp
未知
Guillermo Gonzalez
Microwave Transistor Amplifiers Analysis & Design
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Session 33
模拟集成电路的分析与设计格雷 第四版
Tempus User Guide
Inc. Cadence Design Sys tems
华侨大学模拟IC实验8 无缓冲两级运放设计
USER
基准源、噪声、开关电容及Monte Carlo仿真
艾伦教材答案
CMOS模拟集成电路设计布局仿真-[..]
计算电磁学要论 by 盛新庆 (z-lib.org)
CNKI
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
Pieter Harpe, Andrea Baschirotto, Kofi A. A. Makinwa eds. High-Performance ...
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
Design of Ultra Wideband Power Transfer Networks
Binboga Siddik Yarman