一种快速瞬态响应双环路LDO稳压器的设计
未知
Session 33: High-Voltage, GaN and Wireless Power
低功耗CMOS逐次逼近型模数转换器
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
Microsoft PowerPoint - PLL_UT_tutorial_A[..]
enjoy
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
ISSCC2017-24 Visuals(2)
Frequency Compensation of Op-amp and its types Circuit Digest
CN105530002B-中电华大[..]
集成电路掩模设计－基础版图技术
射频设计中的层次化建模
CN106656160A-上海集成[..]
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
控制之美（卷1）——控制理论从传递[..]
王天威
Session 6
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Sahrling M. Analog Circuit Simulators for Integrated Circuit ...
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao