一种适用于DDR内存驱动的LDO芯片设计
未知
线性代数及其应用（第5版－Gilbert Strang
Session 2: Highlighted Chip Releases: 5G and Radar Systems
Designing Control Loops for Linear and Switching Power Supplies: ...
Basso
TMTT 202212
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
信号与系统下 第三版
man_mentor_vip_ax[..]
merickso
Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]
jaeha
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
Bandgap & LDO-李福乐
Administrator
COMS集成锁相环电路设计 张刚
一种LDO使能控制端失效的分析方法
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
Session 6
ESD Analog Circuits and Design
FSM