二级运放建立时间与相位裕度的分析与优化
未知
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
基于功耗优化的Pipelined+[..] (1)
一种高摆率低功耗无片外电容的LDO设计
The Design of Low-Noise Bandgap References - Circuits and Systems ...
IEEE
基于FPGA的嵌入式图像处理系统设计 原魁[译]
CN101140511B-硅谷数模[..] carry binary adder
untitled
ee214b gmid
UNIX环境高级编程
W.RICHARD STEVENS
Next-Generation ADCs, High-Performance Power Management, and ...
Digital Control
LDO设计小结一
zeng zhen
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
Harmonic balance finite element method applications in nonlinear ...
CMOS模拟集成电路设计与仿真实例 基于Hspice
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar