High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
PrimeWave� Design Environment User Guide
Inc. Synopsys
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Frontmatter
未知
CMOS集成电路EDA技术
作者
分段温度曲率补偿双极工艺带隙基准设计
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
DCDC-EECS-2011-94
无线通信中的射频收发系统设计（英文版）
学校代码： 10246
tcheng
无电容型LDO的研究现状与进展
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
离散时间控制系统（第二版） Katsuhiko ； Ogata (z-lib.org)
Python API Reference Manual
2002 Book On-ChipESDProtect[..]
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)
MCU芯片的复位电路与多模式时钟系统设计
周小军
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly