一种自参考结构的高速高精度片上时钟[..]
未知
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Amplifiers, Comparators, Multipliers, Filters, and Oscillators; ...
Tertulien Ndjountche
X-Parameters
DAVID E. ROOT
Altera系列FPGA芯片IP核详解
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
阻抗匹配与史密斯(Smith)圆图[..]
bingdian001.com
UVM实战(卷Ⅰ)
张强编著
VerilogA系统设计与仿真(可[..]
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
CMOS带隙基准源研究现状 幸新鹏
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha
axi4_stream_man.book
merickso
CN106357266B-华为20[..]
PCI.Express.Base.2.0
High-Speed System and Analog InputOutput Design Thanh T. Tran
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS