HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
MOSAmpNoise.dvi
未知
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
LDO模拟集成电路设计
学校代码： 10246
tcheng
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
光通信集成电路设计第2版中文——拉扎维
相位噪声jitter基本定义
yzx
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
a-new-semiconduct[..]
CMOS: Circuit Design, Layout, and Simulation
R. Jacob Baker
CN103036558B-SMIC[..]
verilog HDL那些事
akuei2
CRYSTAL OSCILLATOR WITH PEAK DETECTOR AMPLITUDE CONTROL
电源芯片中CMOS带隙基准源与微调[..] (1)
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
拉扎维 数据转换器设计 原版 (1)
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi