Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
Phillip E. Allen-CMOS Analog Circuit Design
4<8=8AB@0B>@
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
ISF_TUTORIAL
YIZHE HU
Session 35: Adaptive Digital Techniques for Variation Tolerant ...
未知
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
一种超低静态功耗LDO的设计
ssreader
《Linux从初学到精通》.(张勤[..]
A simple three-terminal IC bandgap reference
A.P. Brokaw
一种快速瞬态响应LDO的设计与实现
TOM
Session 31
e采样与adc
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
The Definitive ANTLR 4 Reference
Terence Parr
CMOS带隙电压基准的误差及其改进 陈浩琼
高速低功耗逐次逼近式ADC研究与实现
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.