理工书库 lilin | Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

Discover (Random Books)

基准电压源和线性稳压器的设计

基准电压源和线性稳压器的设计

RF ANALOG IC DESIGN PROJECT

RF ANALOG IC DESIGN PROJECT

模拟电路版图的艺术

模拟电路版图的艺术

ALAN HASTINGS著

Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin,John Hamburger

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

大电流、高稳定性的LDO线形稳压器

大电流、高稳定性的LDO线形稳压器

从零开始学IDA逆向2

从零开始学IDA逆向2

Bipolar and MOS Analog IC Design

Bipolar and MOS Analog IC Design

Alan B. Grebene

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE Press Series on Microelectronic Systems)

CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...

ISSCC2021-T2-Fundamentals of Memory Subsystem Design for HPC and AI

ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

Leblebici D. Fundamentals of High-FrequencyAnalog IC 2ed 2021

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite

AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...

Cancellation of Amplifier Offset and f-Noise An Improved Chopper Stabilized Technique

Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...

Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]

Microsoft PowerPoint - lect.08.RFSimulation [호환 모드]

ee214b gmid

ee214b gmid

LDO设计-tangzhangwen

LDO设计-tangzhangwen

ISSCC2021-SC4-Processor Clock Generation, Distribution, and Clock SensorManagement Loops

ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...

Category: IEEE Journal of Solid-State Circuits;2001;36;3;10.1109/4.910480

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn