A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
未知
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
CMOS高性能运算放大器研究与设计
一种应用于LDO的可编程电流限电路设计
Embedded Peripherals IP User Guide
Intel Corporation
LDO低输出噪声的分析与优化设计 朱勤为
基于Latch的CMOS动态比较器的研究
eetop.cn TN07CLDR001 1 3
信号与系统 2nd 西蒙赫金
Session 15: Compute-in-Memory Processors for Deep Neural Networks
一种基于LDO线性稳压器的放大器设计
一种用于LDO的低功耗带隙基准电压源
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
0-306-47052-7_Boo[..]
OPAMP设计-tangzhangwen
Zhangwen Tang
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
Layout Techniques for Integrated Circuit Designers
Sahrling
Advanced Opamp Topologies
Michael H. Perrott
Advanced Opamp Topologies (Part II)