高速串行接口时钟数据恢复电路设计研究
未知
Constraining Designs for Synthesis and Timing Analysis A Practical ...
一种具有采样保持功能的开关电容积分器 宋文清
CNKI
CMOS模拟集成电路设计与仿真实例[..]
ISSCC2021-SC1
一种自适应补偿的宽输入LDO设计
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
RC OSCILLATOR WITH ADDITIONAL NVERTER IN SERIES WITH CAPACTOR
LINUX设备驱动程序
Jonathan Corbet，Alessandro Rubini，Greg Kroah-Hartman著；魏永明，耿岳，钟书毅译
PCI Express Base 4.0
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
EE214: Analog Integrated Circuit Design
murmann
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
Spectre Circuit Simulator Components and Device Models Reference
Inc. Cadence Design Sys tems
集成电路掩模设计－基础版图技术
Harmonic balance finite element method applications in nonlinear ...
jssc.2005.Replica Compensated Linear Regulators for PLLs
Advanced Opamp Topologies (Part II)
Michael H. Perrott