All-Digital Frequency Synthesizer for RF Wireless Application
tcheng
Microsoft Word - 131_63212-IJAER ok 4118-modified document
AA
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
未知
深入理解LINUX虚拟内存管理
（爱尔兰）MEL GORMAN著
两种新型CMOS带隙基准电路 程军
CNKI
CH01
Godming
微处理器设计：从设计规划到工艺制造
一款超低噪声快速启动的CMOS带隙[..] 刘鸿雁
一种适用于微传感器读出电路的低噪声[..] (1)
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
全差分运算放大器设计
唐长文
Analysis and design of monolithic, high PSR, linear regulators ...
Calibre® Interactive (Classic GUI) User's Manual
Siemens Industry Software
Finite element analysis with error estimators an introduction ...
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
拉扎维 数据转换器设计 原版 (1)
Session 25
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland