理工书库 lilin | Category: Buffer circuits

Discover (Random Books)

Noise in Solid-state Devices and Lasers

Noise in Solid-state Devices and Lasers

RF Circuit Design

RF Circuit Design

Bowick, Christopher;Blyler, John;Ajluni, Cheryl

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

Phase Locked Loops for Wireless Communications

Phase Locked Loops for Wireless Communications

Session 6

Session 6

04_TechActive.fm

04_TechActive.fm

芯片漫游指南

芯片漫游指南

ADS Interoperability for RFIC Design with ADS 2016.01

ADS Interoperability for RFIC Design with ADS 2016.01

Keysight EEsof EDA

深入理解LINUX虚拟内存管理

深入理解LINUX虚拟内存管理

（爱尔兰）MEL GORMAN著

ISSCC2017-24 Visuals(2)

ISSCC2017-24 Visuals(2)

Session 25: DRAM

Session 25: DRAM

半导体工艺和器件仿真工具Silvaco TCAD

半导体工艺和器件仿真工具Silvaco TCAD

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP Product Guide (PG055)

AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...

Sigma-Delta Converters Practical Design Guide, 2nd Edition

Sigma-Delta Converters Practical Design Guide, 2nd Edition

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

Mechanical Design Handbook Measurement, Analysis and Control of Dynamic Systems (Handbooks) (Harold Rothbart, Thomas Brown) (Z-Library)

Mechanical Design Handbook Measurement, Analysis and Control ...

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

Session 31

Session 31

Category: Buffer circuits

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland