相位噪声jitter基本定义
yzx
基于FPGA的嵌入式图像处理系统设计 原魁[译]
未知
Altera系列FPGA芯片IP核详解
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
jssc.2005.Replica Compensated Linear Regulators for PLLs
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
PrimeSim� EMIR Reference Manual
Inc. Synopsys
Session 1: Plenary Session — Invited Papers
Assura Physical Verifica tion User Guide
Inc. Cadence Design Sys tems
用于LDO稳压器的CMOS基准电压[..]
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
Operation and Modeling of the MOS Transistor By Tsividis
用于低相位噪声LC VCO的低噪声可调LDO的设计
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
Chopper Stabilized Amplifiers
sean
FREQUENCY DIVIDINGAPPARATUS AND RELATED METHOD
Cadence SKILL Lan guage Reference
Microsoft Word - Bandgap Simulation Report.doc
Weishan
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...