On-Chip Compensated Error Amplifier for
未知
IP3 and Intermodulation Guide | Maxim Integrated
基于CMOS工艺的ESD器件及全芯[..]
PLJIE
Power supply rejection ratio in operational transconductance ...
IEEE
模拟CMOS电路设计折中与优化
3P-EBK: CALCULUS EARLY TRANSCENDENTALS
SAR ADC-MIT
Digital Logic and Computer Design
M. MORRIS MANO
CN105530002B-中电华大[..]
Session 11: Advanced Wireline Links and Techniques
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
PLL 设计仿真及应用
Roland E. Best
数值分析
射频系统内低中频滤波器的设计和研究
Calibre® xACT User's Manual
Siemens Industry Software
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
12位50Msps流水线A D转换器的研究与设计
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi