理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

Verilog数字系统设计教程

Verilog数字系统设计教程

基于零极点追踪的高稳定性片内LDO电路设计

基于零极点追踪的高稳定性片内LDO[..]

光通信集成电路设计第2版中文——拉扎维

光通信集成电路设计第2版中文——拉扎维

射频微电子学 (Behzad Razavi) (Z-Library)

射频微电子学 (Behzad Razavi) (Z-Library)

一种低温漂CMOS带隙基准电压源的设计陈碧

一种低温漂CMOS带隙基准电压源的设计陈碧

CMOS模拟集成电路设计布局仿真-Baker-2th

CMOS模拟集成电路设计布局仿真-[..]

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

数值分析（第5版）习题解答 (李庆扬) (z-lib.org)

看一个TI老工程师如何驯服精密放大器

看一个TI老工程师如何驯服精密放大器

Standard Verification Rule Format (SVRF) Manual 2020

Standard Verification Rule Format (SVRF) Manual 2020

Mentor Graphics Corporation

计算电磁学要论 by 盛新庆 (z-lib.org)

计算电磁学要论 by 盛新庆 (z-lib.org)

一种加入动态补偿电路的快速响应LDO设计

一种加入动态补偿电路的快速响应LDO设计

ISSCC2021-SC4-Processor Clock Generation, Distribution, and Clock SensorManagement Loops

ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...

Middlebrook Part 2

Middlebrook Part 2

TCASⅡ 202212

TCASⅡ 202212

深入理解LINUX虚拟内存管理

深入理解LINUX虚拟内存管理

（爱尔兰）MEL GORMAN著

PLL 设计仿真及应用

PLL 设计仿真及应用

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...