理工书库 lilin | Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

Discover (Random Books)

FFT IP核调用与仿真

FFT IP核调用与仿真

琥珀主1369195734

无线通信的MATLAB和FPGA实现

无线通信的MATLAB和FPGA实现

西瑞克斯（北京）通信设备有限公司编著

Solution-for-Design of Analog CMOS Integrated Circuits 2nd

Solution-for-Design of Analog CMOS Integrated Circuits 2nd

计算电磁场的矩量法（PDF）

计算电磁场的矩量法（PDF）

2005 Book ClockGeneratorsForSOCProcessor

2005 Book ClockGeneratorsFo[..]

低压低功耗Sigma Delta调制器综述吕立山

低压低功耗Sigma Delta调制器综述吕立山

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Fundamentals of Digital Logic with Verilog Design, THIRD EDITION

Stephen Brown & Zvonko Vranesic

射频电路与芯片设计要点（中文版）

射频电路与芯片设计要点（中文版）

ISSCC2021-SC3

ISSCC2021-SC3

Understanding Jitter and Phase Noise : A Circuits and Systems Perspective

Understanding Jitter and Phase Noise : A Circuits and Systems ...

Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami

Low-noise monolithic amplifier design: Bipolar versus CMOS

Low-noise monolithic amplifier design: Bipolar versus CMOS

半导体工艺和器件仿真工具Silvaco TCAD

半导体工艺和器件仿真工具Silvaco TCAD

A bandgap reference using chopping for reduction of

A bandgap reference using chopping for reduction of

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society

PoleZero.dvi

PoleZero.dvi

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

一种带软启动电路的带隙基准电压源的实现张科

一种带软启动电路的带隙基准电压源的实现张科

Category: This application note and accompanying source code shows designers how to create a very small PCIe to AXI bridge which supports 1 DWORD reads and writes from the host to the FPGA Endpoint

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...