理工书库 lilin | Category: using a fraction of the resources of the fully featured AXI Memory Mapped to PCIe Gen2 bridge.

Discover (Random Books)

运算放大器理论与设计 9影印版（荷）惠意欣著

运算放大器理论与设计 9影印版（荷）惠意欣著

Practical RF Circuit Design for Modern Wireless Systems_ Passive Circuits and Systems Volume I

Practical RF Circuit Design for Modern Wireless Systems_ Passive ...

自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)

自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)

Delta-Sigma Data Converters: Theory, Design, and Simulation

Delta-Sigma Data Converters: Theory, Design, and Simulation

GABOR C. TEMES & Steven R. Norsworthy & Richard Schreier

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

学校代码： 10246

学校代码： 10246

Session 28V

Session 28V

Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave Design (The Cambridge RF and Microwave Engineering Series) by José Carlos Pedro, David E. Root, Jianjun Xu, Luís Cótimos Nunes (z-lib.o

Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...

简并点优化的高性能带隙基准电路应建华

简并点优化的高性能带隙基准电路应建华

Session 5: Analog Interfaces

Session 5: Analog Interfaces

微波工程（第四版） (David M.Pozar) (Z-Library)

微波工程（第四版） (David M.Pozar) (Z-Library)

Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion Theory, Practice and Fundamental Performance Limits by James A. Cherry, W. Martin Snelgrove (auth.) (z-lib.org)

Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...

模拟集成电路分析与设计（第二版）

模拟集成电路分析与设计（第二版）

模拟集成电路设计与仿真何乐年

模拟集成电路设计与仿真何乐年

线性代数及其应用

线性代数及其应用

低中频接收机中复数滤波器的设计

低中频接收机中复数滤波器的设计

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

Category: using a fraction of the resources of the fully featured AXI Memory Mapped to PCIe Gen2 bridge.

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...