理工书库 lilin | Category: This IP core is used for building a PCI Express® Media Access Controller (MAC) layer. It supports 1/2/4/8/16-lane

Discover (Random Books)

TheDesigner’sGuidetoSpiceandSpectre

TheDesigner’sGuid[..]

数字电子技术基础

数字电子技术基础

模拟电路版图的艺术

模拟电路版图的艺术

Microwave Circuit Design: A Practical Approach Using ADS

Microwave Circuit Design: A Practical Approach Using ADS

Yeom, Kyung-Whan

How to Calculate Balun Performances using ADS Expressions

How to Calculate Balun Performances using ADS Expressions

信号与系统上第三版

信号与系统上第三版

Quantus Techgen Reference Manual

Quantus Techgen Reference Manual

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭

Session 19: Optical Systems for Emerging Applications

Session 19: Optical Systems for Emerging Applications

MOSAmpNoise.dvi

MOSAmpNoise.dvi

Modeling Jitter in PLL-based Frequency Synthesizers

Modeling Jitter in PLL-based Frequency Synthesizers

数字图像处理

数字图像处理

（美）冈萨雷斯，（美）伍兹著

Temperature in EMX

Temperature in EMX

Microsoft PowerPoint - Loop Stability Analysis_V2

Microsoft PowerPoint - Loop Stability Analysis_V2

高精度sigma-delta ADC设计研究与实现

高精度sigma-delta ADC设计研究与实现

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

实例讲解multisim10电路仿真

实例讲解multisim10电路仿真

基于自偏置技术的锁相环设计刘克赛2019

基于自偏置技术的锁相环设计刘克赛2019

Category: This IP core is used for building a PCI Express® Media Access Controller (MAC) layer. It supports 1/2/4/8/16-lane

PCI Express PHY v1.0 LogiCORE IP Product Guide

PCI Express PHY v1.0 LogiCORE IP Product Guide