Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
未知
通信原理 第7版 学习辅导与考研指导
曹丽娜，樊昌信编著
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
PLL WITH LOW SPURS
ISSCC2021-SC4
数字信号处理的FPGA实现(第3版[..]
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
Design of Low Noise Amplifiers
Steve Long
Session 33: High-Voltage, GaN and Wireless Power
ISM-PLL
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
PLL频率合成器的杂散性能分析
高速数字电路设计中信号完整性分析与研究
High-Frequency Integrated Circuits
Voinigescu, Sorin
Calibre® RVE User's Manual
Siemens Industry Software
Calibre® Interactive (Classic GUI) User's Manual