深亚微米FPGA结构与CAD设计 12083165 2
未知
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
Session 12
DCDC-EECS-2011-94
ldmos tech
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
架构艺术
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
Single miller capacitor frequency compensation technique for ...
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Session 30
Design of an Active Harmonic Rejection N-Path Filter for Highly ...
Caleb Mosby Munsill
Next-Generation ADCs, High-Performance Power Management, and ...
一种基于OTA的低功耗高速静态比较[..]
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
A generic solution to polygon clipping
Bala R. Vatti