Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
未知
Power supply rejection ratio in operational transconductance ...
IEEE
ISSCC2021-1 3
高性能小数分频频率合成技术 刘祖深 压缩版
超标量处理器设计 (姚永斌) (z-lib.org)
Operational Amplifiers Theory and Design (Johan Huijsing (auth.)) ...
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
Quantus Techgen Reference Manual
射频微电子学 (Behzad Razavi) (Z-Library)
Session 15: Compute-in-Memory Processors for Deep Neural Networks
finite elemennt anlysis in ansys
kubik
Digital Design Netlisting and Simulation SKILL Refer ence
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
CMOS模拟集成电路设计与仿真实例[..] ADE
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
IEEE Standard for Ethernet