thesis.dvi
未知
2005 Book ClockGeneratorsFo[..]
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
[集成电路掩膜板设计].IC.Ma[..]
ISSCC2020-01 Visuals
Steve Bonney
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
低电压、低功耗助听器电路系统芯片研究
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim
模拟CMOS集成电路设计第一版
无电容型LDO的研究现状与进展
适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
CNKI
Abraham uta GPIO ESD
Administrator
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
摘要
xbma
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha