两种新型CMOS带隙基准电路 程军
CNKI
CMOS模拟集成电路设计与仿真实例 基于Hspice
未知
使用电压基准进行设计的提示和技巧
Texas Instruments, Incorporated [ZHCC347,*]
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
CN102393785B-砂力杰-[..]
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
Microsoft Word - Telescopic.doc
chwtang
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
一种高精密CMOS带隙基准源 王彦
Perl实例精解(原书第4版)
A bandgap reference using chopping for reduction of
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
Introductory Circuit Analysis Thirteenth Edition Global Edition
Robert L. Boylestad
New developments in IC voltage regulators
R.J. Widlar
无电容型LDO的研究现状与进展
2002 Book On-ChipESDProtect[..]
用于OFDM+UWB系统中的中频滤[..]
FinFET Devices for VLSI Circuits and Systems
Samar K. Saha