A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
Embedded Design Handbook
Intel Corporation
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
未知
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Topic 8 Circuit Envelope
Rashaunda Henderson
MATLAB-SIMULINK通信[..] 2
Analog-to-Digital Conversion
Solution-for-Design of Analog CMOS Integrated Circuits 2nd
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
CMOS带隙基准源研究
zwtang
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
学校代码 10530 学 号 201110061316
zxsr70885
数值分析(第5版)习题解答 (李庆扬) (z-lib.org)
FPGA数字信号处理设计教程-sy[..] generator入门与提高
基于FPGA的嵌入式图像处理系统设计 原魁[译]
微波工程 (第3版)
(美)DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
Analysis and Design of CMOS Clocking Circuits for Low Phase ...
Woorham Bae & Deog-Kyoon Jeong