高效率电源管理集成电路设计技术研究
未知
两种新型CMOS带隙基准电路 程军
CNKI
Flipping the CMOS Switch
Xue Jun Li & Yue Ping Zhang
拉扎维 数据转换器设计 原版
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Computational electromagnetism variational formulations, complementarity, ...
应用于流水线ADC的比较器的设计与研究
集成电路版图设计
余华,师建英编著
NoiseDesign.dvi
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
ISSCC2017-24 Visuals(2)
模拟CMOS集成电路设计 答案(拉扎维)
Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Finite element analysis with error estimators an introduction ...
ELKHOLY-DISSERTAT[..]
PDFᅲᆰᄏ커