A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
eetop.cn TN07CLDR001 1 3
未知
Microsoft Word - Telescopic.doc
chwtang
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
man_mentor_vip_ax[..]
merickso
Full page photo print
aboozar
Session 33: High-Voltage, GaN and Wireless Power
ESD Design and Synthesis (1)
低功耗CMOS逐次逼近型模数转换器 [朱樟明，杨银堂著][科学出版社][..]
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
Analog Circuit Design Volume 2 Immersion in the Black Art of ...
Bob Dobkin,John Hamburger
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
计算电磁场的矩量法（PDF）
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
Verification of SD/MMC Controller IP Using UVM
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
Radio Frequency System Architecture and Design