相位噪声、通行链路预算
yzx
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
射频微电子学 (Behzad Razavi) (Z-Library)
未知
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
Avalon Tri-state Conduit Components User Guide
Altera Corporation
Single miller capacitor frequency compensation technique for ...
Calibre® xRC User's Manual
Siemens Industry Software
Design of Low Noise Amplifiers
Steve Long
一种具有高电源抑制比的低功耗CMO[..] 汪宁
通信原理公式手册
艇长
High-Frequency Integrated Circuits
Voinigescu, Sorin
Voltus-Fi Hierarchical IR Drop and EM Analysis
Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta
jssc.2005.Replica Compensated Linear Regulators for PLLs
Harmonic Balance for Nonlinear Vibration Problems
Malte Krack
Phase Locked Loops for Wireless Communications
Altera系列FPGA芯片IP核详解
Silicon-Germanium Heterojunction Bipolar Transistors (2002)