DELAY LOCKLOOP CIRCUIT
未知
Universal Serial Bus 3.0 Specification
Single miller capacitor frequency compensation technique for ...
零点极点
Cadence高速电路板设计与仿真 信号与电源完整性分析 第5版
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
一种快速瞬态响应的无片外电容LDO[..]
ESD in Silicon Integrated Circuits
Fast analytical techniques for electrical and electronic circuits
Vatche Vorperian
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
12位50Msps流水线A D转换器的研究与设计
PDFѹËõÆ÷
ESD Analog Circuits and Design
MIPI高速数据接口的研究与实现
UVM实战（卷Ⅰ)
张强编著
反馈系统
Feedback Systems An Introduction for Scientists & Engineers (2008, Princeton University Press)
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society