高效率电源管理集成电路设计技术研究
未知
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
2005 Book ClockGeneratorsFo[..]
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
IEEE
Verification of SD/MMC Controller IP Using UVM
DIT-FFT至简设计实现法
luke
ESD设计与综合
作者
A generic solution to polygon clipping
Bala R. Vatti
模拟IC 艾伦答案
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
Session 32: Frequency Synthesizers
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
Delta-sigma ADC
jianggx
ldmos tech
Gray Hurst Analysis and Design of Analog Integra
A Low Power Two Stages CMOS OpAmp
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society